

Paper ID: MCMI22\_105

**3<sup>RD</sup> INTERNATIONAL CONFERENCE ON  
MICROELECTRONICS, COMPUTING SYSTEMS,  
MACHINE LEARNING & INTERNET OF THINGS (MCMI-2022)**



**INDIAN SOCIETY FOR VLSI EDUCATION**

**RANCHI-835217 (JHARKHAND) INDIA**

**Best Paper Award Certificate**

Dr. Jai Prakash Gupta Memorial Award in Microwave Engineering

**Technical Session:** Microelectronics & Computing Systems

This is to certify that Huirem Bharat Meitei and Manoj Kumar  
of National Institute of Technology, Manipur, Langol India, Pin 705004  
has/have been participated and presented a paper  
title FPGA IMPLEMENTATION OF TRNG ARCHITECTURE USING ADPLL BASED ON GATED CLOCK LOOP FILTER in the  
*3<sup>rd</sup> International Conference on Microelectronics, Computing Systems, Machine Learning & Internet of Things*  
*(MCMI-2022)* organized by ISVE Ranchi at **Advanced Regional Telecom Training Centre, BSNL, Hazaribag**  
**Road, Ranchi-835217, Jharkhand, India during Sept. 17 -18<sup>th</sup>, 2022 in Virtual Mode.**

**Dr. Vijay Nath**

General Chair\_MCMI-2022  
Executive Mem ISVE Ranchi  
BIT Mesra, Ranchi

**Dr. Anand K. Thakur**

Organizing Secretary\_MCMI-2022  
Executive Mem ISVE Ranchi  
Ranchi University, Ranchi

**Dr. Raj Kumar Singh**

Convener\_MCMI-2022  
Executive Mem ISVE Ranchi  
Ranchi University, Ranchi

**Dr. D.K. Yadav**

President ISVE Ranchi  
Professor  
NIT Jamshedpur